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The audio amplifier market continuously demands improved per-
formance at low cost. Apart from reliability, 3 performance crite-
ria are of main interest: output power, idle loss and THD. Low
THD should preferably be achieved open-loop, since a feedback
loop cannot be easily added if the signal path is fully digital. For
an integrated Class-D amplifier as shown in Fig. 19.1.1, all 3 per-
formance criteria are influenced primarily by the timing and elec-
trical characteristics of the gate drives, i.e., the circuits that drive
the gates of the output switches. The input is a PWM audio sig-
nal, reproduced by the output stage at the VOUT node. The exter-
nal lowpass filter, LOUT and COUT, reconstructs the analog audio
signal on the loudspeaker terminal. The filter must be close to
critically damped with a 4 to 8Ω load and provide maximum
attenuation of the PWM carrier. This means that no degrees of
freedom are left in its design, and LOUT and COUT are considered
fixed in the following. The influences of the gate drive output
characteristics on each of the 3 main performance criteria are dis-
cussed below.
The VDS voltage rating of the output LDMOS devices Q0 and Q1
(Fig. 19.1.2) sets a hard limit on the output power that can be
delivered to a given load resistance. The supply voltage VDD must
be less than the device VDS voltage rating by an amount large
enough to account for the inevitable switching voltage overshoots.
The size of the gate drive pull-down devices Q2 and Q4 influences
the switching overshoots, and thus the achievable output power.
For a rising-edge transition with a large output current IOUT, the
voltage at the output node VOUT exceeds VDD while the current
builds up in the parasitic inductance LVDD of the power-supply
decoupling network. Neglecting all parasitic capacitances other
than CGD (which is acceptable for LDMOS transistors working in
the saturation region), it can be shown that the peak drain-source
voltage VDS,p,Q0 for Q0  can be approximated by
where CGD is the gate-drain capacitance of Q0 or Q1 (considered
identical), VGS,Q0 is the gate-source voltage required by Q0 to con-
duct IOUT (neglecting the fraction of IOUT flowing into CGD,Q0), and
RDS,Q2 is the channel resistance of Q2. It is clear that the second
term in (1) can be reduced by increasing RDS,Q2, i.e., by reducing
the width of the gate drive pull-down device Q2. This allows the
use of a higher VDD without exceeding device ratings, which in
turn increases the achievable output power. Symmetrical condi-
tions result in the same dependence of VDS,p,Q1 on the width of Q4. 
Another important performance parameter for Class-D ampli-
fiers is idle power losses, which must be kept low, since the noise
of a cooling air fan cannot be tolerated at low music volume.
During idle operation, IOUT equals the switching ripple current
(see Fig. 19.1.3). For each rising-edge transition, IOUT will charge
the output node VOUT towards VDD right after Q0 is turned off.
This charging process is referred to as autocommutation, and is
almost lossless, since charge is merely moved from CGD,Q1 to
CGD,Q0. However, if the current in CGD,Q0 is large enough to cause
a voltage drop across Q2 which exceeds the Q0 threshold voltage
Vt, Q0 will conduct part of IOUT, and the resulting power dissipa-
tion in Q0 will increase power losses. It can easily be shown that
this loss is avoided if:
(and similarly for RDS,Q4 for the falling edge transition). This leads
to an important design tradeoff for higher output power: Since a
higher-power output stage must operate from a larger VDD volt-
age, the widths of Q2 and Q4 must be increased to satisfy (2) and
maintain low idle losses. However, this increases the overshoot
voltages as given by (1). This effect is further accelerated by a
larger IOUT, and causes diminishing returns in terms of the out-
put power achievable from higher voltage process nodes.
Low power losses also require avoiding any overlap between the
conduction times for Q0 and Q1 during transitions. It has been
shown that this sets an upper bound on the ratio RDS,Q2/RDS,Q5
(and similarly RDS,Q4/RDS,Q3) [1], as indicated in Fig.19.1.3. This is
not a major constraint, since it can be achieved simply by select-
ing a sufficiently small width for Q3 and Q5, a change that does
not affect (1) or (2). Since the present design uses N-type devices
for Q3 and Q5, these transistors operate in the saturated region
when turning on Q0 and Q1, and the above requirement on the
channel resistances should instead be applied to the ratios of the
respective drive currents. Moreover, it can be shown that this
ratio bound must be obeyed not only for the zero dead time
approach presented in [1], but also to avoid conduction overlap in
systems with finite dead time tDT. The requirement causes the
switch timing in the output stage to become asymmetrical, since
Q0 and Q1 are now turned on more slowly than they are turned
off. Given such an asymmetry, it can be shown that the minimum
THD is obtained for a finite value of tDT, contrary to the common
assumption that THD always increases with dead time (e.g., see
[2]). Through careful optimization of the tDT-versus-Q2/Q3
(Q4/Q5) ratio, the open-loop THD performance shown in Fig.
19.1.4 has been obtained.
The amplifier was implemented in a 0.4µm/1.8µm P-bulk high-
voltage BiCMOS process with 2 Al and 1 Cu metal layers. For
each of the 2 half bridges, 3 pins are used for each of the termi-
nals VDD, GND and OUT, and multiple bond wires connect each
of these pins to the die, in order to ensure adequate current han-
dling and reduce conduction power losses. The chip contains two
half bridges, and when used in bridge tied load (BTL) configura-
tion, the unclipped output power is 244W into 4Ω. To the best of
our knowledge, this power level is unprecedented for monolithic
output stages. While the output power is conventionally meas-
ured on a purely resistive load, a 4Ω loudspeaker is a complex
load and requires additional current. To accommodate this need,
the amplifier is designed to provide at least ±18A of output cur-
rent during normal operation (see Fig. 19.1.5). Currents above
this level will cause the output stage to automatically invert the
PWM state, in order to limit the output current. This feature pro-
tects the device against an inadvertent short circuit at the out-
put. During characterization, the speaker output terminals have
been short circuited to ground and VDD respectively. A total of
80,000 short circuit events have been applied over a -25 to
+125°C temperature range without failure. A summary of the key
performance measures is shown in Fig. 19.1.6, and a chip micro-
graph is shown in Fig. 19.1.7.
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Figure 19.1.1: Single-rail Class-D output stage (one half bridge shown). Figure 19.1.2: Half bridge output stage detail.
Figure 19.1.3: Switching waveforms during idle operation.
Figure 19.1.5: Output current capability. Figure 19.1.6: Performance summary.
Figure 19.1.4: THD+N measurement.
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Figure 19.1.7: Die micrograph. The two half bridges form one bridge tied 
output.
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Figure 19.1.1: Single-rail Class-D output stage (one half bridge shown).
+
D
VDD
D
VSPK
+
-
Loudspeaker
Monolithic Power stage
Demodulation
filter
level
shifter
non
overlap
control
logic
level
PWM
input To other
half bridge
VOUT
Authorized licensed use limited to: D anmarks Tekniske Informationscenter. D ownloaded on N ovember 28 , 2009 at 17:08  from IE E E  X plore .  R estrictions apply. 
•  2006 IEEE International Solid-State Circuits Conference 1-4244-0079-1/06 ©2006 IEEE
ISSCC 2006 / SESSION 19 / ANALOG TECHNIQUES / 19.1
Figure 19.1.2: Half bridge output stage detail.
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Figure 19.1.3: Switching waveforms during idle operation.
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Figure 19.1.4: THD+N measurement.
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Figure 19.1.5: Output current capability.
0A
+10A
-10A
+20A
-20A
11Ap needed for
244W @ 4Ω
1 period of 1kHz
sine wave
Authorized licensed use limited to: D anmarks Tekniske Informationscenter. D ownloaded on N ovember 28 , 2009 at 17:08  from IE E E  X plore .  R estrictions apply. 
•  2006 IEEE International Solid-State Circuits Conference 1-4244-0079-1/06 ©2006 IEEE
ISSCC 2006 / SESSION 19 / ANALOG TECHNIQUES / 19.1
Figure 19.1.6: Performance summary.
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Figure 19.1.7: Die micrograph. The two half bridges form one bridge tied output.
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